



01-04-00

A

Customer No. 20350 01/03/00
TOWNSEND and TOWNSEND and CREW LLP
Two Embarcadero Center, 8th Floor
San Francisco, California 94111-3834
(415) 576-0200

ASSISTANT COMMISSIONER FOR PATENTS
BOX PATENT APPLICATION
Washington, D.C. 20231

Attorney Docket No. 19223-000700US

"Express Mail" Label No. EJ789436765US

Date of Deposit: January 3, 2000

I hereby certify that this is being deposited with the United States Postal Service "Express Mail Post Office to Addressee" service under 37 CFR 1.10 on the date indicated above, addressed to:

Sir:

Transmitted herewith for filing under 37 CFR 1.53(b) is the

- ☒ patent application of
☐ continuation patent application of
☐ divisional patent application of
☐ continuation-in-part patent application of

Inventor(s)/Applicant Identifier: Pintz, Sandro H. et al.

Assistant Commissioner for Patents
Washington, D.C. 20231

By:



For: SUBPICTURE DECODING ARCHITECTURE AND METHOD

☐ This application claims priority from each of the following Application Nos./filing dates:

the disclosure(s) of which is (are) incorporated by reference.

☐ Please amend this application by adding the following before the first sentence: "This application is a ☐ continuation ☐ continuation-in-part of and claims the benefit of U.S. Application No. 60/_____, filed _____, the disclosure of which is incorporated by reference."

Enclosed are:

- ☒ 19 page(s) of specification
☒ 7 page(s) of claims
☒ 1 page of Abstract
☒ 9 sheet(s) of ☐ formal ☒ informal drawing(s).
☒ An assignment of the invention to VM Labs, Inc.
☐ A ☐ signed ☐ unsigned Declaration & Power of Attorney
☒ A ☒ signed ☐ unsigned Declaration.
☒ A Power of Attorney by Assignee with Certificate Under 37 CFR Section 3.73(b).
☒ A verified statement to establish small entity status under 37 CFR 1.9 and 37 CFR 1.27 ☐ is enclosed ☐ was filed in the prior application and small entity status is still proper and desired.
☐ A certified copy of a _____ application.
☐ Information Disclosure Statement under 37 CFR 1.97.
☐ A petition to extend time to respond in the parent application.
☐ Notification of change of ☐ power of attorney ☐ correspondence address filed in prior application.

	(Col. 1)	(Col. 2)	
FOR:	NO. FILED	NO. EXTRA	
BASIC FEE			
TOTAL CLAIMS	33 - 20	= *13	
INDEP. CLAIMS	3 - 3	= *0	
<input type="checkbox"/> MULTIPLE DEPENDENT CLAIM PRESENTED			

* If the difference in Col. 1 is less than 0, enter "0" in Col. 2.

SMALL ENTITY

RATE	FEE
	\$380.00
x \$9.00 =	\$117.00
x \$39.00 =	\$0.00
+ \$130.00 =	
TOTAL	\$497.00

OTHER THAN SMALL ENTITY

RATE	FEE
	\$760.00
x \$18.00 =	
x \$78.00 =	
+ \$260.00 =	
TOTAL	

Please charge Deposit Account No. 20-1430 as follows:

- ☒ Filing fee \$497.00
☒ Any additional fees associated with this paper or during the pendency of this application.
☐ The issue fee set in 37 CFR 1.18 at or before mailing of the Notice of Allowance, pursuant to 37 CFR 1.311(b)

☐ A check for \$_____ is enclosed.
2 extra copies of this sheet are enclosed.

Townsend and Townsend and Crew LLP
Two Embarcadero Center, 8th Floor
San Francisco, CA 94111-3834
Telephone: (303) 571-4000
Facsimile: (303) 571-4321

Respectfully submitted,
TOWNSEND and TOWNSEND and CREW LLP

Chad S. Hilyard
Reg No.: 40,647
Attorneys for Applicant

VERIFIED STATEMENT (DECLARATION) CLAIMING SMALL ENTITY STATUS
(37 CFR 1.9(f) & 1.27(c)) - SMALL BUSINESS CONCERN

Applicant or Patentee: VM Labs, Inc.
 Application or Patent No.: _____
 Filed or Issued: _____
 Title: SUBPICTURE DECODING ARCHITECTURE AND METHOD

I hereby declare that I am:

- ☐ the owner of the small business concern identified below:
☒ an official of the small business concern empowered to act on behalf of the concern identified below.

Name of Small Business Concern: VM Labs, Inc.
 Address of Small Business Concern: 520 San Antonio Road
Mountain View, CA 94040

I hereby declare that the above-identified small business concern qualifies as a small business concern as defined in 13 CFR 121.12, and reproduced in 37 CFR 1.9(d), for purposes of paying reduced fees to the United States Patent and Trademark Office, in that the number of employees of the concern, including those of its affiliates, does not exceed 500 persons. For purposes of this statement, (1) the number of employees of the business concern is the average over the previous fiscal year of the concern of the persons employed on a full-time, part-time or temporary basis during each of the pay periods of the fiscal year, and (2) concerns are affiliates of each other when either, directly or indirectly, one concern controls or has the power to control the other, or a third party or parties controls or has the power to control both.

I hereby declare that rights under contract or law have been conveyed to and remain with the small business concern identified above with regard to the invention, entitled SUBPICTURE DECODING ARCHITECTURE AND METHOD by inventor(s) described in:

- ☒ the specification filed herewith;
☐ Application No. _____, filed _____;
☐ Patent No. _____, issued _____

If the rights held by the above identified small business concern are not exclusive, each individual, concern or organization having rights in the invention is listed below* and no rights to the invention are held by any person, other than the inventor, who would not qualify as an independent inventor under 37 CFR 1.9(c) if that person made the invention, or by any concern that would not qualify as a small business concern under 37 CFR 1.9(d), or a nonprofit organization under 37 CFR 1.9(e).

*NOTE: Separate verified statements are required from each named person, concern or organization having rights to the invention averring to their status as small entities. (37 CFR 1.27)

Name: _____
 Address: _____
☐ Individual ☐ Small Business Concern ☐ Nonprofit Organization


Name: _____
 Address: _____
☐ Individual ☐ Small Business Concern ☐ Nonprofit Organization

I acknowledge the duty to file, in this application or patent, notification of any change in status resulting in loss of entitlement to small entity status prior to paying, or at the time of paying, the earliest of the issue fee or any maintenance fee due after the date on which status as a small entity is no longer appropriate. (37 CFR 1.28(b))

I hereby declare that all statements made herein of my own knowledge are true and that all statements made on information and belief are believed to be true; and further that these statements were made with the knowledge that willful false statements and the like so made are punishable by fine or imprisonment, or both, under Section 1001 of Title 18 of the United States Code, and that such willful false statements may jeopardize the validity of the application, any patent issuing thereon, or any patent to which this verified statement is directed.

Name of Person Signing: Nick Lefevre
 Title of Person if Other than Owner: Vice President, Business and Legal Affairs
 Address of Person Signing: 520 San Antonio Road
Mountain View, CA 94040

Signature



Date

December 21, 1999

PATENT APPLICATION
SUBPICTURE DECODING ARCHITECTURE AND METHOD

Inventor(s):

Sandro H. Pintz, a citizen of Chile, residing at,
909 Fremont Street
Menlo Park, CA 94025

Vijay Kamarshi, a citizen of India, residing at,
2401 Golf Links Circle
Santa Clara, CA 95050

Teju J. Khubchandani, a citizen of Great Britain, residing at,
962-3 Belmont Terrace
Sunnyvale, CA 94086

Assignee:

VM Labs, Inc.
520 San Antonio Road
Mountain View, CA 94040

Entity: Small business concern

SUBPICTURE DECODING ARCHITECTURE AND METHOD

BACKGROUND OF THE INVENTION

The present invention relates generally to methods and apparatus for
5 processing subpicture data of a DVD-video stream, and more particularly, to a novel
subpicture processing system which divides subpicture processing functionality between
software and a subpicture processing hardware unit.

DVD-video supports up to 32 subpicture streams that overlay the video for
subtitles, captions, karaoke lyrics, closed caption lyrics, menus, simple animation, and so
10 on. These are part- to full-screen, run-length encoded bitmaps limited to four pixel
values. Each pixel is represented by two bits, allowing four types. The four pixel types
are defined as background, pattern (foreground), emphasis-1, and emphasis-2. However,
the pixel types are not necessarily tied to the four defined types. Each pixel type is
associated with one color from a palette of 16 colors, and one contrast, or transparency
15 level. In many applications, the palette of 16 colors is selected from a 256 color table.
However, as one skilled in the art will appreciate, the color table could comprise many
more color entries. The contrast or transparency level can be set directly, from invisible
(0), through 14 levels of transparency (1-14), to opaque (15).

The display for the subpicture can be any size, up to almost a full screen
20 rectangle. The display area and the content can be changed for each frame or field.
Similarly, the color and contrast of the four pixel types can be changed for each frame or
field. The subpicture display commands (DCCMDs) are used to change the location,
scroll position, transparency, and so on, of the subpicture graphic. A sequence of
commands can be used to create effects such as color changes, moving highlights, fades,
25 crawls, etc., on the fly.

With subpicture, pixel parameters quite often must change on a pixel-by-
pixel basis in real time. Such performance requires that some kind of hardware
acceleration be used to decode the subpicture data stream and present it to the display
hardware of the DVD system in real time. However, as one skilled in the art will
30 appreciate, many of the subpicture display commands do not require pixel-by-pixel, real
time changes, and thus do not need the hardware acceleration. Unfortunately, all of the
prior art DVD systems use subpicture hardware units to perform all subpicture tasks.

The subpicture unit specification is quite complex and has been a well-known headache for hardware developers at almost all companies developing DVD playback systems. Thus, developing subpicture processing functionality that is error free is a very difficult task. If all of the subpicture decode functionality is embedded in an ASIC hardware unit as currently is the case, and an error exists, it can be very expensive to fix the error. In most instances, the hardware unit must be redesigned to fix the bug. This requires new design and manufacturing efforts every time a bug is found.

Since most of the subpicture functionality does not require real time, hardware acceleration, it is preferably to handle the functionality not requiring acceleration in software. That way, if there are errors in the subpicture design, the errors can easily be corrected with code changes, not complex ASIC redesigns. Thus, what is needed is a DVD processing system which includes subpicture functionality being handled by both hardware and software, not just hardware.

SUMMARY OF THE INVENTION

In accordance with the invention, in a system for processing and displaying a DVD-video data stream, a system for decoding and processing a subpicture data stream. The subpicture data stream comprises a subpicture pixel data stream and a subpicture display control data stream. The subpicture display control data stream preferably comprises one or more display control commands, one or more of which include subpicture display control information.

The system comprises at least one processing unit for processing software programmed to perform at least some subpicture data stream decoding and subpicture display control command execution. In addition, the system further comprises a subpicture hardware unit configured to receive the subpicture pixel data stream, subpicture control information extracted from a subpicture display control command executed by said at least one processing unit, and subpicture display control commands not executed by said at least one processing unit. After receiving the information, the subpicture hardware unit generates subpicture display information, which is presented to a DVD video display unit. The subpicture display information preferably comprises pixel color and contrast information.

In accordance with another aspect of the present invention, the system may further comprise a memory for storing the subpicture pixel data stream and the subpicture display control data stream extracted from the subpicture data stream. Preferably, the

subpicture pixel data stream and the subpicture display control data stream in stored in the memory prior to the at least one processing unit and the subpicture hardware unit processing the subpicture pixel data stream and the subpicture display control data stream.

5 As mentioned above, the at least one processing unit is configured to execute one or more subpicture display control commands extracted from the subpicture display control data stream. In accordance with one embodiment of the present invention, the at least one processing unit is configured to execute the following display control commands: FSTA_DSP, STA_DSP, SET_COLOR, SET_CONTR, SET_DAREA,
10 SET_DSPXA, AND CMD_END. To execute the display control commands, the at least one processing unit extracts subpicture display control information from the subpicture display control commands and transmits the subpicture display control information to one or more registers in the subpicture hardware unit. The subpicture hardware unit uses the subpicture display control information in conjunction with the subpicture pixel data to
15 generate subpicture display information.

 In accordance with another aspect of the present invention, the subpicture hardware unit is configured to process real time, pixel-by-pixel subpicture display control commands, such as the change color/contrast command (CHG_COLCON). To process the real time, pixel-by-pixel subpicture display control commands, the subpicture
20 hardware unit receives the subpicture display control commands, along with the pixel data associated with the display control commands. The subpicture hardware unit extracts subpicture display control information from the display control commands by decoding and processing the display control commands. The subpicture hardware unit then uses the subpicture display control information in conjunction with the pixel data to
25 generate subpicture display information.

 A more complete understanding of the present invention may be derived by referring to the detailed description of preferred embodiments and claims when considered in connection with the figures, wherein like reference numbers refer to similar items throughout the figures.

30

BRIEF DESCRIPTION OF THE DRAWINGS

Fig. 1 is a block diagram illustrating a subpicture data stream, which comprises a plurality of subpicture packs;

Fig. 2 is a block diagram illustrating the format of a subpicture pack;

Fig. 3 is a block diagram illustrating the components of a subpicture data stream;

Fig. 4 is a block diagram illustrating one embodiment of a system for decoding and processing a subpicture data steam;

5 Fig. 5 is a block diagram illustrating a display unit in accordance with one embodiment of the present invention;

Fig. 6 is a block diagram of a subpicture hardware unit in accordance with one embodiment of the present invention;

10 Fig. 7a is the first half of a string of code for one particular example of a subpicture data stream;

Fig. 7b is the second half of a string of code for one particular example of a subpicture data stream;

Fig. 8 is a block diagram illustrating the bit layout of a set color (SET_COLOR) command;

15 Fig. 9 is a block diagram illustrating the bit layout of a set contrast (SET_CONTR) command;

Fig. 10 is a block diagram illustrating the bit layout of a set display area (SET_DAREA) command;

20 Fig. 11 is a block diagram illustrating the bit layout of a set start address of pixel data (SET_DSPXA) command;

Fig. 12 is a block diagram illustrating the bit layout of a change color/contrast (CHG_COLCON) command;

Fig. 13 is a block diagram illustrating the bit layout of line control information (LN_CTLI) of a CHG_COLCON command; and

25 Fig. 14 is a block diagram illustrating the bit layout of pixel control information (PX_CTLI) of a CHG_COLCON command.

DESCRIPTION OF THE SPECIFIC EMBODIMENTS

30 The present invention relates generally to methods and apparatus for processing subpicture data of a DVD-video stream, and more particularly, to a novel subpicture processing system which divides subpicture processing functionality between software and a subpicture processing hardware unit.

In accordance with the present invention, it is preferable for a subpicture hardware unit to process subpicture display control commands that should be performed

on pixels in real time, and allow software applications to process those subpicture display control commands that are not timing critical. In this manner, the software functionality is more easily modified, thus making it more flexible and easier to correct run-time errors.

In accordance with one embodiment of the present invention, the system is configured so that software handles the functions that do not require real time or instantaneous processing, such as, parsing the DVD data stream into its separate units (i.e., video unit, audio unit, navigation unit, subpicture unit, etc.), decoding the subpicture unit SPU packs, setting-up of suitable data structures in memory, loading the data structures with pixel data (PXD) and the display control sequence table (SP_DCSQT), and executing the non-pixel-by-pixel display commands. Non-pixel-by-pixel display commands include such commands as forced set display start timing of pixel data (FSTA_DSP), set display start timing of pixel data (STA_DSP), set display stop timing of pixel data (STP_DSP), set color code of pixel data (SET_COLOR), set contrast between pixel data and main picture (SET_CONTR), set display area of pixel data (SET_DAREA), set display start address of pixel data (SET_DSPXA), and end of display control command (CMD_END), to name a few. The various display control commands will be discussed in more detail below.

Preferably, the subpicture hardware unit is configured to execute those functions that require real time, pixel-by-pixel actions. Such functions may include, receiving and decoding PX_CTLI control words, executing PX_CTLI control words at the proper time, receiving and performing run-length decoding of PXD data, and determining the proper color and contrast values for each subpicture display pixel.

Referring now to Fig. 1, the structure of a subpicture unit (SPU) 10 will be discussed. SPU 10 comprises a subpicture unit header (SPUH) 12, pixel data (PXD) 14 and a subpicture display control sequence table (SP_DCSQT) 16, which, as discussed in more detail below includes a plurality of subpicture display control commands (SP_DCCMD). As one skilled in the art will appreciate, SPU 10 is made up of a plurality of subpicture packs (SP_PCK) 18, which comprise blocks of 2048 bytes of data.

Referring now to Fig. 2, a single SP_PCK 18 is illustrated. SP_PCK 18 comprises a pack header 20, and one or more subpicture packets (SP_PKT) 22. While SP_PCK 18 is shown as comprising only one SP_PKT 22, one skilled in the art will appreciate that SP_PCK 18 may comprise a plurality of SP_PKTs 22, so long as SP_PCK 18 remains 2048 bytes. SP_PKT 22 comprises a packet header 24, which may be between 9 and 24 bytes long, a sub_stream_id 26, which is 1 byte, and sub-picture data

28, which may be 1 or more bytes, but not more than 2024 bytes. The sub-picture data may be data from SPUH 12, PXD 14, or SP_DCSQT 16. While packet header 24 may be between 9 and 24 bytes long, in accordance with the example set forth herein, packet header 24 preferably is 17 bytes long and includes the fields defined in Table 1.

5

Field	Number of Bits	Number of Bytes	Value
packet_start_code_prefix	24	3	000001h
stream_id	8	1	10111101b
PES_packet_length	16	2	
Misc. Control Variables	64	11	

Table 1

Referring now to Fig. 3, the break-down of SPU 10 is illustrated. As discussed above, SPU 10 comprises a subpicture unit header (SPUH) 12, pixel data (PXD) 14 and a display control sequence table (SP_DCSQT) 16. SPUH 12 is 4 bytes long and comprises two fields; size of the SPU (SPU_SZ) 30, and a start address of SP_DCSQT (SP_DCSQT_SA) 32. Both SPU_SZ 30 and SP_DCSQT_SA 32 are 2 bytes long. SPU_SZ 30 defines the size of SPU 10 in number of bytes. The maximum SPU size is 53220 bytes. SP_DCSQT_SA 32 defines the start address of SP_DCSQT 16 as a relative byte number (RBN) from the first byte of the SPU.

PXD 14 is the data compressed from the bitmap data defining the subpicture display. Run-length compression is used to compress the bitmap data into the PXD data stream. Run-length compression techniques are well known in the art, and therefore, will not be discussed in detail herein. As illustrated in Fig. 3, PXD 14 can be divided into top field data 34 and bottom field data 36, which as understood by one skilled in the art, is used to generate interleaved display signals, for example in accordance with NTSC or PAL. The pixel data values can be one of four different types of pixel types. The pixel data values are assigned as shown in Table 2.

25

Pixel Name	Pixel Data
Background Pixel	00
Pattern Pixel	01
Emphasis Pixel-1	10
Emphasis Pixel-2	11

Table 2

SP_DCSQT 16 is a table of display control sequences (SP_DCSQ) 38, which control the display characteristics of the subpicture (e.g., start time, stop time, size, location, color, contrast, etc.). Each SP_DCSQ 38 comprises a start time field (SP_DCSQ_STM) 40, a start address of the next SP_DCSQ field (SP_NXT_DCSQ_SA) 42, and a command sequence field 44 which may include one or more display control commands (SP_DCCMD) 46. SP_DCSQ_STM 40 is 2 bytes, SP_NXT_DCSQ_SA is 2 bytes, and the size of command sequence field 44 will vary with the number and types of SP_DCCMDs 46 in command sequence field 44. The different types of commands SP_DCCMD 46 are set forth in Table 3.

10

Command Name	Function	Code	No. of Extended Fields
(1) FSTA_DSP	Forcedly sets display start timing of pixel data	00h	0 bytes
(2) STA_DSP	Sets display start timing of pixel data	01h	0 bytes
(3) STP_DSP	sets display stop timing of pixel data	02h	0 bytes
(4) SET_COLOR	Sets color code of pixel data	03h	2 bytes
(5) SET_CONTR	Sets contrast between pixel data and main picture	04h	2 bytes
(6) SET_DAREA	Sets display area of pixel data	05h	6 bytes
(7) SET_DSPXA	Sets display start address of pixel data	06h	4 bytes
(8) CHG_COLCON	Sets change of color and contrast for pixel data	07h	PCD size + 2 bytes
(9) CMD_END	End of Display Control Command	FFh	0 bytes

Table 3

The operation of the commands in Table 3 will be discussed in more detail below.

15 Referring now to Fig. 4, one embodiment of a subpicture decode and execution system 50 is shown. In accordance with the illustrated embodiment, system 50 comprises a first processing unit 52, a second processing unit 54, a system memory 56, a local memory 58, and a display unit 60. First processing unit 52 receives a DVD-video data stream and parses the stream into its separate packs. For example a DVD data stream may include video packs (V_PCK), audio packs (A_PCK), navigation packs (NV_PCK), and subpicture packs (SP_PCK). For processing of the subpicture packs (SP_PCK), preferably first processing unit 52 extracts the SP_PCKs 18 (see Fig. 1) and forwards them to second processing unit 54.

20

Second processing unit 54 receives the SP_PCKs 18 and assembles them so that an entire subpicture unit data stream (SPU) 10 is present. Then second processing unit 54 defines data structures in system memory 56 to store subpicture pixel data (PXD) 14 and subpicture control command data (SP_DCSQT) 16. Preferably, second processing unit 54 defines a first data structure 64 to hold PXD 14, and a second data structure 66 to hold SP_DCSQT 16. In addition, other data structures or registers may be present in system memory 56 to hold a PXD pointer (PTR), a pointer time stamp (PTS), which indicates when the PXD data pointed to by pointer PTR will be needed by the display unit, and video object unit (VOBU) information. As one skilled in the art will appreciate, VOB information includes information, such as presentation starting time, presentation termination time, and the presentation period for a video object unit. In the illustrated embodiment, the PTR is stored in data structure or register 68, the PTS is stored in data structure or register 70, and the VOB information is stored in data structure or register 72. By using these data structures, second processing unit 54 can decode the SP_PCK packs 18 well prior to when the pixel data and control data is needed, and then store the data in memory until it is used. When it is time to present the data for display, a time manager module in second processing unit 54 transfers PXD data 14 and commands from SP_DCSQT data 16 into fast local memory 58, which may reside in or in close proximity to second processing unit 54. That is, fast local memory 58 may be the cache memory in second processing unit 54, or some other suitable high speed memory in system 50. From fast local memory 58, a DMA mechanism presents the SPU data (PXD and SP_DCCMD commands) to the input FIFO's of subpicture hardware unit 62. The configuration and operation of subpicture hardware unit 62 will be described in greater detail below with reference to Fig. 6.

After subpicture hardware unit 62 processes the subpicture data and commands to generate a subpicture graphical data stream, display unit 60 combines the subpicture graphical data stream with a main picture data stream and an overlay display data stream. As illustrated in Fig. 5, display unit 60 preferably comprises a first combiner circuit 80 for combining data from a main picture processing unit 76 with data from subpicture hardware unit 62. A second processing unit 82 receives the output from first combiner circuit 80 and combines it with data from an OSD processing unit 78. At this point, main picture data, OSD data and subpicture data all are combined together into a single signal 74 and output to an A/D converter and then to a display device, such as a TV or computer monitor.

Referring now to Fig. 6, the configuration and operation of subpicture hardware unit 62 will be described. In particular, subpicture hardware unit 62 comprises two parallel execution pipelines or data paths 102 and 104. Pipeline 102 is configured to process control data (PX_CTLI), while pipeline 104 is configured to process the run-length compressed PXD data. As discussed above, software can process most subpicture control commands except the change color/contrast command (CHG_COLCON). As discussed in more detail below, the CHG_COLCON command comprises one or more PX_CTLI commands embedded therein. Thus, pipeline 102 is configured to process these PX_CTLI commands. As discussed in more detail below, the PX_CTLI commands are transferred to a control data FIFO buffer 108 via a system bus DMA 106. From control data FIFO buffer 108, the PX_CTLI commands pass into and are processed by command processing logic 112. Similarly, the PXD data is transferred into a PXD FIFO buffer 110 via system bus DMA 106. From the PXD data FIFO buffer 110, the PXD data is decoded and processed by PXD processing logic 114 and run-length decoder 128. The configuration and operation of command processing logic 112, PXD processing logic 114, and run-length decoder 128 are currently known in the art, and therefore, will not be discussed in detail herein.

Referring now to Figs. 7a, 7b and 8-14, the operation of subpicture processing system 50 and subpicture hardware unit 62 will now be discussed by way of example. As discussed above, first processing unit 52 preferably receives a DVD data stream and separates the stream into its separate packs. First processing unit 52 then extracts the SP_PCKs and forwards them to second processing unit 54 for further decoding and execution. The combination of the SP_PCKs make-up the SPU. In accordance with the particular example set forth herein, Figs. 7a and 7b illustrate a data stream of a particular SPU 150. SPU 150 comprises two SP_PCKs 152 and 154, each of which are 2048 bytes. The information in the left most column 156 of the data stream of SPU 150 sets forth the address of the data in the corresponding row. The information in columns 158 is the data of SPU 150.

Referring to first SP_PCK 152 of SPU 150, the processing performed by second processing unit 54 will be discussed. In particular, processing unit 54 retrieves and analyzes first row 160 of SPU 150. Row 160 is as follows:

40134000:

000001bd 07ec8181 08210001 77e31e60 3a200bd4 078e0000 00000000 00000000

In this particular example, the pack header has been stripped away from the data stream. Therefore, the remaining information relates to the packet within the SP_PCK. Thus, the first 17 bytes of data relate to packet header 24 (see Fig. 2). The first three bytes of the packet header are the packet_start_code_prefix 162, which has the value 000001 hex (see Table 1). The next byte of the packet header is the stream_id 164, which has the value “bd” hex (10111101 binary). Stream_id “bd” means that the pack is a subpicture pack. The next two bytes of the packet header is the PES_packet_length 166, which has a value “07ec” (decimal value is 2028). PES_packet_length 166 indicates the length of the packet, which includes the packet header, sub_stream_id, and subpicture data. Thus, in this particular case, the packet length is 2028 bytes long. The remainder of the packet header comprises various control variables 168 that make up 11 bytes of data (8181 3a). Finally, there is a sub_stream_id 172 (in row 70), which has the value “20”; specified to be 001XXXXX. Since this is the first SP_PCK 152 of SPU 150, the first part of the subpicture data portion of the packet will provide us with the SPUH (subpicture header) information.

The SPUH is four bytes and comprises SPU_SZ (size of the subpicture unit) and SP_DCSQT_SA (start address of the display control sequence table), each of which are two bytes. The two bytes immediately following sub_stream_id 172 is the SPU_SZ 174, which has the value “0bd4” hex (= 3028 bytes). The next two bytes is the SP_DCSQT_SA 176, which has the value “078e”. SP_DCSQT_SA 176 is given as a RBN (Relative Byte Number) from the first byte of the SPU. In this case, the first byte of the SPU is at 40134012 (the data after the packet header). Hence, the start address of the Display Control Sequence Table (SP_DCSQT) is $4013412 + 078e = 401347a0$ (row 178 in second SP_PCK 154). Since an SPU is organized as SPUH followed by PXD and then followed by SP_DCSQT (see Fig. 1), the bytes following the header and before the given address of the SP_DCSQT is the PXD (pixel data) 180. Processing unit 54 will extract the complete PXD and store it in system memory 56 for later use.

The next step is to obtain the control sequence from the SP_DCSQT and build the data structure in system memory 56. Preferably, the whole SP_DCSQT is stored into system memory 56. At the address 401347a0 (line 178), the first Display Control Sequence (SP_DCSQ) of a SP_DCSQT is defined. Within an SP_DCSQ, the first two bytes is the SP_DCSQ_STM (start time of SP_DCSQ) 182, which is “0000” in

this case. The next two bytes is the SP_NXT_DCSQ_SA (address of the next SP_DCSQ) 184, which has a value of “07a6.” The value of SP_NXT_DCSQ_SA 184 is given as a RBN (Relative Byte Number) from the first byte of the SPU. Thus, the next SP_DCSQ is at address $40134012 + 07a6 = 401347b8$ (byte 188 in row 186). With this information, second processing unit 54 extracts all the SP_DCCMD fields from the SPU for the first SP_DCSQ.

As set forth above, the SP_DCCMDs can be one of nine possible control commands. The control commands are set forth above in Table 3. As discussed above, all commands except the CHG_COLCON (change color contrast) command can be handled by software run by second processing unit 54. Because the CHG_COLCON command requires pixel-by-pixel changes, this command preferably is executed by subpicture hardware unit 62. For CHG_COLCON commands, second processing unit 54 preferably parses the SP_DCCMD fields and extracts the PXCD information. Within the PXCD, there is line control information (LN_CTLI), which can be handled in software (line by line changes), and pixel control information (PX_CTLI), which typically is handled by subpicture hardware unit 62. This will be discussed in further detail below.

In accordance with this particular example, the first display control sequence 190 is:

“03af0a04 fff00506 e2610c81 2b060004 03bc01ff”

extracted from lines 178 and 186.

The first two bytes of the SP_DCCMD command define the type of command. In this case the first two bytes are “03,” which means that the first command is a SET_COLOR command (see Table 3). Fig. 8 illustrates the structure 200 of a SET_COLOR command. In particular, SET_COLOR command 200 comprises three bytes 202, 204, 206. Byte 202 is the command code for the SET_COLOR command and has the value “03”. Byte 204 and 206 include four 4-bit values which define four different pixel colors. For example, byte 204 includes Emphasis pixel-2 color code field 208, and Emphasis pixel-1 color code field 210. Byte 206 includes Pattern pixel color code field 212, and Background pixel color code field 214. As discussed in more detail below, a 2-bit pixel value is used to select one of the four different color codes.

In accordance with this particular example, the SET_COLOR command has the value “03af0a” Thus, Emphasis pixel-2 color code field 208 has the value “a”

(1010 binary), Emphasis pixel-1 color code field 210 has the value "f" (1111 binary), Pattern pixel color code 212 has the value "0" (0000 binary), and Background pixel color code 214 has the value "a" (1010 binary). Preferably second processing unit 54 will store the command data in memory, and then extracts it from memory and issue it to subpicture hardware unit 62 at the appropriate time. Because software in second processing unit 54 decodes and executes the SET_COLOR command, the command does not need to pass through pipeline 102 of subpicture hardware unit 62. Rather, the color values (fields 208-214) are transmitted directly into a subpicture color register 118 in hardware unit 62. From register 118, the color values pass through color/contrast control logic unit 116 into a current color register 126. Preferably, the color values are transmitted from second processing unit 54 into register 118 via a communication bus, which allows processing units within system 50 to communicate directly with memory and specific registers in other processing units of system 50. In this case, second processing unit 54 transmits data directly into register 118 of subpicture hardware unit 62. For a more detailed discussion of the communication bus, see U.S. Patent Application No. _____ (Attorney Docket No. 19223-000600US), filed _____, and entitled "Communication Bus for a Multi-Processor System," the entirety of which is incorporated herein by reference for all purposes.

The next SP_DCCMD command is "04fff0." The "04" means that the command is a SET_CONTR command (see Table 3), which is handled by second processing unit 54 in a manner similar to the SET_COLOR command. Fig. 9 illustrates the structure 220 of a SET_CONTR command. Structure 220 is similar to the SET_COLOR command structure 200 in that it comprises three bytes 222, 224, 226. Byte 222 is the command code for the SET_CONTR command and has the value "04". Byte 224 and 226 include four 4-bit values which define four different pixel contrast codes. For example, byte 224 includes Emphasis pixel-2 contrast code field 228, and Emphasis pixel-1 contrast code field 230, and byte 226 includes Pattern pixel contrast code field 232 and Background pixel contrast code field 234. As with the color codes, a 2-bit pixel value is used to select one of the four different contrast codes.

In accordance with this particular example, the SET_CONTR command has the value "04fff0" Thus, fields 228, 230 and 232 all have the value "f" (1111 binary), while background pixel contrast code field 234 has the value "0" (0000 binary). Second processing unit 54 will store the command data in memory and then extract it from memory and issue it to subpicture hardware unit 62 at the appropriate time. As with the

SET_COLOR command, second processing unit 62 decodes and processes the SET_CONTR command, so the command does not need to pass through pipeline 102 of subpicture hardware unit 62. Rather, the contrast values (fields 228-234) are transmitted directly into a subpicture contrast register 120 in hardware unit 62. From register 120, the contrast values pass through color/contrast control logic unit 116 into current contrast register 124. Like the color values, the contrast values are transmitted from second processing unit 54 into register 120 via a communication bus.

The next SP_DCCMD command begins with "05," which means it's a SET_DAREA command. As illustrated in Fig. 10, the SET_DAREA command 240 includes 7 bytes. Therefore, the entire SET_DAREA command value is "0506e2610c812b." The SET_DAREA command defines the X and Y coordinates of the subpicture display area. The first byte 242 of the SET-DAREA command is the command code and has the value "05." Byte 244 includes two reserved bits 256, and the six upper bits 258 of a Start X-coordinate field. Byte 246 includes the four lower bits 260 of the Start X-coordinate field, two reserved bits 262, and two upper bits 264 of an End X-coordinate field. The lower 8 bits of the End X-coordinate field are in byte 248. Byte 250 includes two reserved bits 268 and six upper bits 270 of a Start Y-coordinate field. Byte 252 includes the four lower bits 272, 274 of the Start Y-coordinate field, two reserved bits 276, and two upper bits 278 of an End Y-coordinate field. The lower 8 bits of the End Y-coordinate field are in byte 254. The value of the Start Y-coordinate is always an even number, therefore, bit 274 is always set to zero.

In this particular example, the bytes 244-248 have the value "06e261." Thus, the Start X-coordinate has the value "06e" (0000 0110 1110 binary), and the End X-coordinate has the value "261" (0010 0110 0001). Similarly, bytes 250-254 have the value "0c812b." Thus, the Start Y-coordinate value is "0c8" (0000 1100 1000 binary), and End Y-coordinate value is "12b" (0001 0010 1011 binary). Second processing unit 54 will use this information to set up various registers within subpicture hardware unit 62, including a "subPCount" register 122. In particular, subPCount register 122 holds the horizontal size of the subpicture display. Therefore, the value loaded into subPCount register 122 is the End X-coordinate value minus the Start X-coordinate value ("261"- "06e" = "1f3" (0001 1111 0011 binary). As with the SET_COLOR and SET_CONTR commands, second processing unit 54 can load the value directly into subPCount register 122 using the communication bus.

The next command begins with “06,” which means it’s a SET_DSPXA command. As illustrated in Fig. 11, the SET_DSPXA command 300 includes 5 bytes 302-310. Therefore, the entire SET_DSPXA command value is “06000403bc.” The SET_DSPXA command defines the addresses for the PXD data for both the top and bottom fields. First byte 302 is the command code and has the value “06.” Byte 304 includes the upper bits 312 of the address of the first pixel data for top field (value = “00”), and byte 306 includes the lower bits 314 of the address of the first pixel data for top field (value = “04”). Similarly, byte 308 includes the upper bits 316 of the address of the first pixel data for bottom field (value = “03”), and byte 310 includes the lower bits 318 of the address of the first pixel data for bottom field (value = “bc”). The addresses are given as relative byte numbers (RBN) from the first byte of the SPU. Thus, the address of the first pixel data for the top field is at $40134012 + 0004 = 40134016$ (byte 192), and the address of the first pixel data for the bottom field is at $40134012 + 03bc = 401343ce$ (row 194, byte 196).

The next command “01” gives the STA_DSP command, which set the start of the display. The next command “FF” is the normal CMD_END (End of Command Sequence).

The first SP_DCSQ did not include any CHG_COLCON commands, which means the whole display has the same color and contrast. The second SP_DCSQ begins at byte 188 and is as follows:

“01b707c2 07001600 c8212b00 6eaf0a00 000088af 0afff00f ffffffff”

As discussed above, the first two bytes of the SP_DCSQ is the SP_DCSQ_STM (Start Time of SP_DCSQ), which has the value “01b7”. The next two bytes is the SP_NXT_DCSQ_SA (Address of Next SP_DCSQ), which has the value “07c2,” which is given as a RBN from the first byte of SPU. Hence the address of the next SP_DCSQ is $40134012 + 07c2 = 401347d4$ (byte 196). The first SP_DCCMD command of the SP_DCSQ begins with “07,” which means the command is a CHG_COLCON command. The entire command line for the CHG_COLCON command is “07001600 c8212b00 6eaf0a00 000088af 0afff00f ffffff.” As illustrated in Fig. 12, byte 322 comprises the command code and bytes 324 and 326 include the extended field size for the CHG_COLCON command. Byte 324 includes the upper 8-bits 330 of the extended field size, and byte 326 includes the lower 8-bits 332 of the extended field size.

As one skilled in the art will appreciate, the extended field size value gives the size of the pixel control data (PXCD) in the command body. As illustrated in Fig. 12, bytes 328 hold the pixel control data 334, which is variable in size. In accordance with the particular example set forth herein, the extended field bytes 324-326 have the value
5 “0016.” Thus the pixel control data size is 22 bytes.

Embedded within each of the CHG_COLCON commands are sets of LN_CTLI and corresponding PX_CTLI information. Each piece of LN_CTLI information has one or more pieces of PX_CTLI information associated with it. The LN_CTLI information includes the line number on which to start the color/contrast
10 changes, the line number on which to stop the color/contrast changes, and the total number of changes in the line(s). As illustrated in Fig. 13, LN_CTLI information is four bytes long (342-348). The upper six bits 350 of byte 342 are reserved bits. The upper two bits 352 of byte 342 correspond to the upper bits of the change start line number. The lower eight bits of the change start line number reside in byte 344. The upper four
15 bits 356 of byte 346 hold the number of changes, the next two bits 358 are reserved, the lower two bits 360 of byte 346 hold the upper bits of the change termination line number. Byte 348 holds the lower eight bits 362 of the change termination line number.

In accordance with this particular example, the first LN_CTLI is “00c8212b.” Thus, the change start line number value is “0c8,” the number of changes
20 (*i.e.*, the number of PX_CTLI) value is “2,” and the change termination line number value is “12b.” Looking back at the SET_DAREA command, the first line number (Y-coordinate) for the subpicture display area is “0c8,” and the last line number (Y-coordinate) for the subpicture display area is “12b.” Thus, in this particular example, the PX_CTLI commands are applied to the whole subpicture display area. The number of
25 PX_CTLI commands is two, which means that there are two “change color commands” which start at two different “change start pixel numbers.” The two PX_CTLI commands follow the LN_CTLI information and have the values “006eaf0a0000” and “0088af0afff0,” respectively.

As illustrated in Fig. 14, PX_CTLI commands comprise six bytes of data.
30 The upper six bits 384 of byte 372 are reserved. The lower two bits 386 of byte 372 hold the upper two bits of the change start pixel number (*i.e.* the pixel at which the change color command is to begin). Byte 374 holds the lower eight bits 388 of the change start pixel number. Bytes 376 and 378 hold the new color values, and bytes 380 and 382 hold

the new contrast values. Thus, all pixels beginning at the start pixel number will have the new color and contrast values.

In accordance with the present example, the value of the first PX_CTLI is “006eaf0a0000.” Thus, the first change start pixel number value is “6e.” The new emphasis pixel-2 color code value is “a,” the new emphasis pixel-1 color code value is “f,” the new pattern pixel color code value is “0,” the new background pixel color code value is “a,” the new emphasis pixel-2 value is “0,” the new emphasis pixel-2 contrast value is “0,” the new pattern pixel contrast value is “0,” and the new background pixel contrast value is “0.”

Similarly, the second PX_CTLI is “0088af0afff0.” Thus, the second change start pixel number value is “88,” and the new color and contrast values for the second PX_CTLI are as follows: the new emphasis pixel-2 color code value is “a,” the new emphasis pixel-1 color code value is “f,” the new pattern pixel color code value is “0,” the new background pixel color code value is “a,” the new emphasis pixel-2 contrast value is “f,” the new emphasis pixel-2 contrast value is “f,” the new pattern pixel contrast value is “f,” and the new background pixel contrast value is “0.”

At display time, the SP_DCSQT is moved from system memory 56 to fast local memory 58, where second processing unit 54 parses the command data (see Fig. 4). The PX_CTLI structures then are transmitted to control FIFO buffer 108 in pipeline 102 of subpicture hardware unit 62, where they are processed in order. At or about the same time, the PXD data is transferred into PXD FIFO buffer 110 of pipeline 104.

Referring now to Fig. 6, the operation of subpicture hardware unit 62 will be discussed. As discussed above, certain subpicture display commands (*i.e.*, SET_COLOR, SET_CONTR, SET_DAREA, SET_DSPXA, etc.) can be “executed” by second processing unit 54. In executing these commands, second processing unit 54 extracts command information from the command and transmits it to registers in subpicture hardware unit 62. In addition, second processing 54 unit preferably controls the transfer of pixel data to subpicture hardware unit 62. The pixel data transferred to subpicutre hardware unit 62 is the data for the pixels being “controlled by” the subpicture display control commands. For example, for the SET_COLOR and SET_CONTR commands, the pixel data includes run-length encoded pixels which are to have the color and contrast values set by the SET_COLOR and SET_CONTR commands.

For the SET_COLOR and SET_CONTR commands, second processing unit 54 loads four color values (*i.e.*, emphasis pixel-2 color code, emphasis pixel-1 color

code, pattern pixel color code, and background pixel color code) into subpicture color register 118. Similarly, for the SET_CONTR command, second processing unit 54 loads four contrast values (*i.e.*, emphasis pixel-2 contrast code, emphasis pixel-1 contrast code, pattern pixel contrast code, and background pixel contrast code) into subpicture contrast register 120. From registers 118 and 120, the color and contrast values pass to color/contrast control logic 116, which loads the values into current color register 126 and current contrast register 124, respectively. At this point, the subpicture pixels displayed on the display screen will have a color value selected from one of the four colors values loaded in current color register 126, and will have a contrast value selected from one of the four contrast values loaded into current contrast register 124.

Subpicture hardware unit 62 receives the pixel data (PXD) from second processing unit 54 via system bus DMA 106. The pixel data enters pipeline 104 and is held in pixel data FIFO 110. At the appropriate time, the pixel data is extracted from pixel data FIFO 110 and handled by PXD processing logic 114 of pipeline 104. PXD processing logic preferably separates the PXD data into its separate run-length encoded data strings. Then, the run-length encoded data strings pass to run-length decoder 128 for decoding. As one skilled in the art will appreciate, run-length encoded data strings include two bits of pixel data and a variable number of bits that define the number of consecutive pixels that have the same color and contrast values defined by the two bits of pixel data. Pixel run-length encoding and decoding is well known in the art, so it will not be discussed in detail herein.

As illustrated in Fig. 6, the output of run-length decoder 128 comprises run data and pixel data. The run data is placed in run data register 130, and sets forth the number of pixels in a line that have the color and contrast values defined by the pixel data. The pixel data comprises two bits and is placed in pixel data register 132. The current color values stored in register(s) 126 and the current contrast values stored in register(s) 124 comprise four different values defined as background pixel, pattern pixel, emphasis pixel-1, and emphasis pixel-2. The two bits of pixel data are used to extract one of the four different pixel types for the string of pixels defined by the run data. Table 2 above sets forth how the two bits of pixel data correspond to the four different types of pixels.

In accordance with a particular example, assume a single run-length encoded data unit includes the value "00011010." In accordance with standard run-length compression rules, the pixel data has the value "10," and the number of pixels that have

that pixel data value is “0110” (value = 6). The pixel data value “10” from register 132 is used by contrast logic unit 134 and color logic unit 136 to obtain the associated color and contrast values. For the contrast value, contrast logic unit 136 uses the value “10” to select the associated contrast value from current contrast register 124. As shown in Table 2 above, the value “10” is associated with the emphasis pixel-1 value. Thus, the six pixels associated with the pixel data value “10” will have the contrast value that was assigned to the emphasis pixel-1 bits in the current contrast register 124 during the execution of the SET_CONTR command. The contrast value is a 4-bit value, which passes from contrast logic unit 136 to output control logic 142.

For the color value, color logic unit 134 uses the value “10” to select the associated color value from current color register 126. Thus, the six pixels associated with the pixel data value “10” will have the color value that was assigned to the emphasis pixel-1 bits in the current color register 126 during the execution of the SET_COLOR command. The color value from color control logic is a 4-bit value. However, the color value for the pixels preferably comprises a 32-bit color value selected from a 256 color, color look-up table 140. As one skilled in the art will appreciate, 8 bits are needed to select one of the 256 different colors. Thus, the 4-bit value from color logic unit 134 is combined with a color look-up table select value stored in register 138. The color look-up table select value comprises the upper 4 bits of the value used to select the 32-bit value from table 140, while the 4-bit color value from color logic unit 134 comprises the lower 4 bits of the 8-bit color look-up value. Thus, the upper 4 bits defines a block of 16 colors in the color look-up table from which the pixel color can be selected, and the lower 4 bits defines the color to be selected from the group of 16 colors. By changing the color look-up table select value stored in register 138, and/or the pixel color values in current color register 126, any of the 256 colors can be used in the subpicture.

From color look-up table 140, the 32-bit color value is passed to output control logic 142. Output control logic 142 preferably applies the 32-bit color value and the 4-bit contrast value to the number of pixels (in this case 6) and outputs the subpicture pixel stream to combiner 80 in display unit 60 (see Fig. 5). Preferably, output control logic 142 converts the color and contrast value to YCbCr format prior to output.

As discussed above, the change color/contrast commands (CHG_COLCON) comprise line control information (LN_CTLI) and pixel control information (PX_CTLI). The LN_CTLI information can be processed by second processing unit 54 or by subpicture hardware unit 62, because the commands are not pixel

independent. However, the PX_CTLI information controls the subpicture display on a pixel-by-pixel basis, and thus, should be processed by subpicture hardware unit 62. In accordance with this aspect of the invention, second processing unit preferably extracts the PX_CTLI information from the CHG_COLCON commands, and then transmits the PX_CTLI to control command FIFO 108 in pipeline 102 of the subpicture hardware unit. From control command FIFO 108, the PX_CTLI passes to command processing logic 112, where it is parsed and processed. From command processing logic 112, new color and contrast information extracted from the PX_CTLI passes to color/contrast control logic 116 for further processing. From color/contrast control logic 116, the new contrast information is loaded into current contrast register 124, and the new color information is loaded into current color register 126.

As the CHG_COLCON command is being processed by pipeline 102, pipeline 104 is processing the pixel data associated with the CHG_COLCON command. Thus, as current contrast register 124 and current color register 126 are loaded with new contrast and color values, the pixels which are to be assigned color and contrast values from the new color and contrast tables are decoded. As discussed above, the pixel data from register 132 is used to select one of four color and contrast values from current contrast register 124 and current color register 126. Output logic 142 then uses the color and contrast information to generate YCbCr values for output.

In conclusion, the present invention provides novel methods and apparatus for processing subpicture data, which is part of a DVD-video stream. While a detailed description of presently preferred embodiments of the invention have been given above, various alternatives, modifications, and equivalents will be apparent to those skilled in the art. For example, while the system is described herein as having two processing units and a subpicture hardware unit, one skilled in the art will appreciate that any number of processing units and hardware units may be used without varying from the spirit of the invention. Therefore, the above description should not be taken as limiting the scope of the invention, which is defined by the appended claims.

WHAT IS CLAIMED IS:

1 1. In a system for processing and displaying a DVD-video data
2 stream, a system for decoding and processing a subpicture data stream which comprises a
3 subpicture pixel data stream, and a subpicture display control data stream, said subpicture
4 display control data stream comprising one or more subpicture display control commands,
5 one or more of said subpicture display control commands comprising subpicture display
6 control information, said system comprising:

7 at least one processing unit for processing software programmed to
8 perform at least some subpicture data stream decoding and subpicture display control
9 command execution; and

10 a subpicture hardware unit configured to receive said subpicture pixel data
11 stream, and subpicture display control information extracted from a subpicture display
12 control command executed by said at least one processing unit and subpicture display
13 control commands not executed by said at least one processing unit, and generate
14 subpicture display information which is presented to a DVD video display unit.

1 2. The system as recited in claim 1, wherein said subpicture display
2 information comprises pixel color and contrast values for pixels in the subpicture display.

1 3. The system as recited in claim 1, further comprising memory for
2 storing said subpicture pixel data stream and said subpicture display control data stream
3 extracted from the subpicture data stream, said memory storing said subpicture pixel data
4 stream and said subpicture display control data stream prior to said at least one processing
5 unit and said subpicture hardware unit processing said subpicture pixel data stream and
6 said subpicture display control data stream.

1 4. The system as recited in claim 1, wherein said at least one
2 processing unit is programmed to execute one or more of the subpicture display control
3 commands selected from the group of subpicture display control commands comprising
4 FSTA_DSP, STA_DSP, STP_DSP, SET_COLOR, SET_CONTR, SET_DAREA,
5 SET_DSPXA, and CMD_END.

1 5. The system as recited in claim 4, wherein said at least one
2 processing unit executes said one or more of the subpicture display control commands by
3 extracting subpicture display control information from the subpicture display control

4 commands and transmitting the subpicture display control information to one or more
5 registers in said subpicture hardware unit, and wherein said subpicture hardware unit uses
6 the subpicture display control information in conjunction with subpicture pixel data from
7 said subpicture pixel data stream to generate said subpicture display information.

1 6. The system as recited in claim 5, wherein said subpicture display
2 control information comprises pixel color information, pixel contrast information, or
3 subpicture display area information.

1 7. The system as recited in claim 1, wherein said subpicture hardware
2 unit is configured to process real time, pixel-by-pixel subpicture display control
3 commands.

1 8. The system as recited in claim 7, wherein one of said real time,
2 pixel-by-pixel subpicture display control commands comprises a change color/contrast
3 subpicture display control command (CHG_COLCON).

1 9. The system as recited in claim 7, wherein said subpicture hardware
2 unit processes said real-time, pixel-by-pixel subpicture display control commands by
3 receiving subpicture pixel data and said real-time, pixel-by-pixel subpicture display
4 control commands, decode and process said real-time, pixel-by-pixel subpicture display
5 control commands in order to extract subpicture display control command information
6 therefrom, and process said subpicture pixel data in conjunction with said subpicture
7 display control command information to generate said subpicture display information.

1 10. The system as recited in claim 9, wherein said subpicture display
2 control command information comprise pixel color information and pixel contrast
3 information, and wherein said subpicture hardware unit uses a code from said subpicture
4 pixel data to assign a pixel color value from said pixel color information and a pixel
5 contrast value from said pixel contrast information to pixels which create the subpicture
6 display.

1 11. The system as recited in claim 1, wherein said subpicture hardware
2 unit receives and decodes subpicture pixel data from said subpicture pixel data stream
3 which is run-length encoded.

1 12. The system as recited in claim 1, wherein said subpicture hardware
2 unit is configured to determine color and contrast values for each pixel of the subpicture
3 display.

1 13. The system as recited in claim 1, wherein said at least one
2 processing unit comprises a first processing unit programmed to extract subpicture packs
3 from a DVD-video data stream, and a second processing unit programmed to receive the
4 subpicture packs from said first processing unit and extract and execute at least some of
5 the subpicture display control commands.

1 14. The system as recited in claim 3, wherein said at least one
2 processing unit is programmed to extract subpicture data packs from a DVD-video data
3 stream, extract said subpicture pixel data stream and said subpicture display control data
4 stream from said subpicture packs, store said subpicture pixel data stream and said
5 subpicture display control data stream in said memory, extract said subpicture pixel data
6 stream and said subpicture display control data stream from said memory when needed,
7 parse the subpicture display control data stream and extract subpicture display control
8 commands therefrom, and execute non-pixel-by-pixel subpicture display control
9 commands by extracting subpicture display control information therefrom and
10 transmitting said subpicture display control information and subpicture pixel data from
11 said subpicture pixel data stream to said subpicture hardware unit for processing.

1 15. The system as recited in claim 14, wherein said non-pixel-by-pixel
2 subpicture display control commands comprise FSTA_DSP, STA_DSP, STP_DSP,
3 SET_COLOR, SET_CONTR, SET_DAREA, SET_DSPXA, and CMD_END.

1 16. In a system for processing and displaying a DVD-video data
2 stream, a method for decoding and processing a subpicture data stream which comprises a
3 subpicture pixel data stream, and a subpicture display control data stream, said subpicture
4 display control data stream comprising one or more subpicture display control commands,
5 one or more of said subpicture display control commands comprising subpicture display
6 control information, said method comprising the steps of:

7 at least one processing unit decoding said subpicture data stream and
8 executing one or more subpicture display control commands; and

9 a subpicture hardware unit receiving said subpicture pixel data stream, and
10 subpicture display control information extracted from a subpicture display control
11 command executed by said at least one processing unit and subpicture display control
12 commands not executed by said at least one processing unit, and generating subpicture
13 display information and presenting said subpicture display information to a DVD video
14 display unit.

1 17. The method as recited in claim 16, wherein said step of generating
2 subpicture display in formation comprises generating pixel color and contrast values for
3 pixels in the subpicture display.

1 18. The method as recited in claim 16, further comprising the step of
2 storing said subpicture pixel data stream and said subpicture display control data stream
3 extracted from the subpicture data stream prior to said at least one processing unit and
4 said subpicture hardware unit processing said subpicture pixel data stream and said
5 subpicture display control data stream.

1 19. The method as recited in claim 16, wherein said step of said at least
2 one processing unit executing one or more subpicture display control commands
3 comprises executing one or more subpicture display control commands selected from the
4 group of subpicture display control commands comprising FSTA_DSP, STA_DSP,
5 STP_DSP, SET_COLOR, SET_CONTR, SET_DAREA, SET_DSPXA, and CMD_END.

1 20. The method as recited in claim 19, wherein said step of said at least
2 one processing unit executing one or more subpicture display control commands, further
3 comprises the steps of:

4 extracting subpicture display control information from the subpicture
5 display control commands; and

6 transmitting the subpicture display control information to one or more
7 registers in said subpicture hardware unit.

1 21. The method as recited in claim 20, further comprising the step of
2 said subpicture hardware unit using the subpicture display control information in
3 conjunction with subpicture pixel data from said subpicture pixel data stream to generate
4 said subpicture display information.

1 27. The method as recited in claim 16, wherein said step of said at least
2 one processing unit decoding said subpicture data stream further comprises the steps of:
3 a first processing unit extracting subpicture packs from a DVD-video data
4 stream; and
5 a second processing unit receiving the subpicture packs from said first
6 processing unit and extracting and executing at least some of the subpicture display
7 control commands.

1 28. In a system for processing and displaying a DVD-video data
2 stream, a method for decoding and processing a subpicture data stream which comprises a
3 subpicture pixel data stream, and a subpicture display control data stream, said subpicture
4 display control data stream comprising one or more subpicture display control commands,
5 one or more of said subpicture display control commands comprising subpicture display
6 control information, said method comprising the steps of:
7 at least one processing unit extracing subpicture data packs from a DVD-
8 video data stream;
9 said at least one processing unit extracting said subpicture pixel data
10 stream and said subpicture display control data stream from said subpicture packs;
11 said at least one processing unit parsing the subpicture display control data
12 stream and extracting subpicture display control commands therefrom;
13 said at least one processing unit executing non-pixel-by-pixel subpicture
14 display control commands by extracting subpicture display control information therefrom
15 and transmitting said subpicture display control information and subpicture pixel data
16 from said subpicture pixel data stream to a subpicture hardware unit for processing; and
17 said subpicture hardware unit receiving said subpicture pixel data, and
18 subpicture display control information extracted from a subpicture display control
19 command and generating subpicture display information and presenting said subpicture
20 display information to a DVD video display unit.

1 29. The method as recited in claim 28, further comprising the steps of:
2 after said step of extracting said subpicture pixel data stream and said
3 subpicture display control data stream from said subpicture packs, said at least one
4 processing unit storing said subpicture pixel data stream and said subpicture display
5 control data stream in memory; and

6 said at least one processing unit obtaining said subpicture pixel data stream
7 and said subpicture display control data stream from said memory when needed.

1 30. The method as recited in claim 28, wherein said non-pixel-by-pixel
2 subpicture display control commands comprise FSTA_DSP, STA_DSP, STP_DSP,
3 SET_COLOR, SET_CONTR, SET_DAREA, SET_DSPXA, and CMD_END.

1 31. The method as recited in claim 28, further comprising the steps of:
2 said at least one processing unit transmitting real-time, pixel-by-pixel
3 display control commands to said subpicture hardware unit; and
4 said subpicture hardware unit processing said real-time, pixel-by-pixel
5 display control commands.

1 32. The method as recited in claim 31, wherein said step of said
2 subpicture hardware unit processing real time, pixel-by-pixel subpicture display control
3 commands comprises processing a change color/contrast subpicture display control
4 command (CHG_COLCON).

1 33 The method as recited in claim 31, wherein said step of said
2 subpicture hardware unit processing real time, pixel-by-pixel subpicture display control
3 commands further comprises the steps of:
4 said subpicture hardware unit receiving subpicture pixel data and said real-
5 time, pixel-by-pixel subpicture display control commands;
6 decoding and processing said real-time, pixel-by-pixel subpicture display
7 control commands in order to extract subpicture display control command information
8 therefrom;
9 processing said subpicture pixel data in conjunction with said subpicture
10 display control command information to generate said subpicture display information.

SUBPICTURE DECODING ARCHITECTURE AND METHOD

ABSTRACT OF THE DISCLOSURE

In a system for processing and displaying a DVD-video data stream, a system for decoding and processing a subpicture data stream. The subpicture data stream comprises a subpicture pixel data stream and a subpicture display control data stream. The subpicture display control data stream preferably comprises one or more display control commands, one or more of which include subpicture display control information. The system comprises at least one processing unit for processing software programmed to perform at least some subpicture data stream decoding and subpicture display control command execution. In addition, the system further comprises a subpicture hardware unit configured to receive the subpicture pixel data stream, subpicture control information extracted from a subpicture display control command executed by said at least one processing unit, and subpicture display control commands not executed by said at least one processing unit. After receiving the information, the subpicture hardware unit generates subpicture display information, which is presented to a DVD video display unit. The subpicture display information preferably comprises pixel color and contrast information.

DE 7005821 v1




Fig. 1




Fig. 2




Fig. 3




Fig. 4




Fig. 5

10




Fig. 6

Handwritten annotations above the table:

- 170 (with arrow pointing to 40134000)
- 162, 164, 166, 174, 192, 169 (above the hex values)
- 178 (above the last hex value)

160 → 40134000:	0000001b	d07ecb81	08210001	77e31e60
170 → 40134010:	3a200bdc	4078e0000	00000000	00000000
40134020:	00000000	00000000	00000000	00000000
40134030:	000003fc	06025000	00180810	110906c0
40134040:	650d490f	43901182	5302d302	51021000
40134050:	00180810	1001906c	0710b819	0f03d011
40134060:	c212c352	c2114210	00001808	10f82106
40134070:	c0790a82	10ec2501	38212c35	2c211421
40134080:	00000482	10128210	6c212c31	0a4210ec
40134090:	21014021	243d2421	00000482	10128210
401340a0:	6c213c25	0a0210ec	21014021	241d41d2
401340b0:	42100000	04821044	350403d2	40490542
401340c0:	10402530	3d200492	43d06404	92839382
401340d0:	1c210482	11c21421	1c211c21	20211029
401340e0:	04435000	00048213	804d2805	11c04905
401340f0:	42104421	2804d180	491c04d0	5c0491c0

```
40134200: 40450642 12021382 1182107c 21c1d1c1
40134210: dc212421 20213021 1006d000 00048212
40134220: 806d1c05 5242106c 21048212 00592021
40134230: 30059064 21202138 21182108 0214211c
40134240: 21421282 12021302 11006d00 00048212
40134250: 806d2c04 9202106c 21044211 c3982120
40134260: 21283982 10642120 21382118 21080214
40134270: 1d241d42 12821202 13021100 6d000004
40134280: 82128210 982d1c21 06c21040 25182520
40134290: 21202124 25202106 42120213 82118210
401342a0: 843d241d 41d2c212 02130211 02100000
401342b0: 048212c2 12411202 12c211c2 106c2138
401342c0: 291c2124 21202124 21242106 42124213
401342d0: 0211c210 84392c39 2c212025 28211821
401342e0: 24110000 048212c2 51c21182 520251c2
401342f0: 106c0792 4251c252 02124251 c2506421
```

40134300:	28252025	20210883	52c35302	1202d1c2
40134310:	518251c2	10000004	82134055	20061203
40134320:	d0500752	c061203d	c0610642	12c06124
40134330:	21088313	03530212	00692405	50000004
40134340:	8213804d	2c0512c3	90500693	c3d42120
40134350:	39103d42	10602134	0512c210	8c2d3431
40134360:	30212021	43d3004d	00000482	10443504
40134370:	00413c31	05005505	82d10212	431182d1
40134380:	02105c21	04039382	108c2d34	2d342120
40134390:	21c2d044	35000003	fc02c821	000003fc
401343a0:	02c82100	0003fc02	c8210000	03fc02c8
401343b0:	21000003	fc02c821	00000000	00000000
401343c0:	00000000	00000000	00000000	00000000
401343d0:	00000000	00000000	00000000	00000000
401343e0:	00000000	00000000	00001808	10114506
401343f0:	c0590e45	0f835011	821342d3	42110210

Fig. 7a

194 →



```
40134400: 00001808 10108110 6c0690c8 110f03d0
40134410: 11c212c3 52c21142 10000018 0810fc1d
40134420: 06c0750b 01d0ec04 1011c212 c352c211
40134430: 42100000 180810f8 2106c079 0a8210ec
40134440: 21013c25 28352825 14210000 04821012
40134450: 82106c21 38290a02 10ec2101 4021243d
40134460: 24210000 04821050 1d054290 402106c2
40134470: 1040253c 253c2104 82508021 04c21074
40134480: 1504c212 41d41d24 21090190 581d0000
40134490: 04821040 3d340492 00490542 1044212c
401344a0: 04918049 2004905c 04920049 30218250
401344b0: 48211c21 4211c211 c2120218 353c3d00
401344c0: 00048213 40552005 91804905 42104821
401344d0: 20055140 49180550 58049180 59280490
401344e0: 4c211c1d c1d1c211 c2120214 04128055
401344f0: 00000482 13025142 51825182 51404905
```

40134500:	42104821	1c211429	10049142	11429054
40134510:	049102d1	42920045	05421142	1c211421
40134520:	20212031	10292025	14250000	048212c2
40134530:	12421142	12421202	106c2104	82118212
40134540:	02120212	82120210	64212425	28251c2d
40134550:	10905421	141d141d	14212021	20292025
40134560:	18212421	00000482	12c1d2c1	d142905c
40134570:	2106c210	48210582	12021068	21064212
40134580:	42130211	c2507821	c21141d1	02124212
40134590:	02528251	41d2c1d0	00000482	128212c2
401345a0:	1140453c	2106c210	48210443	52021054
401345b0:	35064212	02138211	82107c21	c1d1c1dc
401345c0:	21242120	21302110	212c2100	00048212
401345d0:	806d1805	5282106c	21048212	80512021
401345e0:	38051064	21202138	21182108	01dc1d1c
401345f0:	1dc1d282	12021302	11006d00	00048212

40134600:	806d2405	1202106c	21044212	005d2021
40134610:	2c05d064	21202138	21182108	02141d20
40134620:	21421282	12021302	11006d00	00048212
40134630:	8210883d	1c2106c2	1044211c	29182120
40134640:	21282918	21064212	02138211	8210841d
40134650:	41d241d4	21282120	21302110	21000004
40134660:	82128210	68112825	1c2106c2	13c251c2
40134670:	12421202	12421242	10642124	2130211c
40134680:	210843d2	43d2c212	02528251	02100000
40134690:	048212c2	12025102	528211c2	106c2130
401346a0:	2d202120	25202124	21202506	42124252
401346b0:	8251c210	84392c39	2c212029	24211821
401346c0:	20250000	04821302	51425182	91825202
401346d0:	51450500	79242910	2d202514	5829102d
401346e0:	06421282	d1425242	1088352c	35302120
401346f0:	31102920	25142500	00048213	40552405

	182	184	188	
40134700:	92839050	07130065	2039c065	06021300
40134710:	59282108	83134313	02120065	28055000
40134720:	00048213	c0453404	93435050	06104439
40134730:	c1d24351	039c1d06	02138045	342108c2
40134740:	d342d342	12021835	38045000	000b4250
40134750:	54290502	1010c1d0	6421281d	01002101
40134760:	f0211419	05825000	0003fc02	c8210000
40134770:	03fc02c8	21000003	fc02c821	000003fc
40134780:	02c82100	0003fc02	c8210000	00000000
40134790:	00000000	00000000	00000000	00000000
401347a0:	000007a6	03af0a04	fff00506	e2610c81
401347b0:	2b060004	03bc01ff	01b707c2	07001600
401347c0:	c8212b00	6eaf0a00	000088af	0affff00f
401347d0:	fffffffff	01e607de	07001600	c8212b00
401347e0:	6eaf0a00	0000a3af	0affff00f	fffffffff
401347f0:	02150d20	fdf10000	00000000	00000000

190
Fig. 7b






Fig. 10




Fig. 11




Fig. 12




Fig. 13




Fig. 14

DECLARATION

As a below named inventor, I declare that:

My residence, post office address and citizenship are as stated below next to my name; I believe I am the original, first and sole inventor (if only one name is listed below) or an original, first and joint inventor (if plural inventors are named below) of the subject matter which is claimed and for which a patent is sought on the invention entitled: **SUBPICTURE DECODING ARCHITECTURE AND METHOD** the specification of which X is attached hereto or _____ was filed on _____ as Application No. _____ and was amended on _____ (if applicable).

I have reviewed and understand the contents of the above identified specification, including the claims, as amended by any amendment referred to above. I acknowledge the duty to disclose information which is material to patentability as defined in Title 37, Code of Federal Regulations, Section 1.56. I claim foreign priority benefits under Title 35, United States Code, Section 119 of any foreign application(s) for patent or inventor's certificate listed below and have also identified below any foreign application for patent or inventor's certificate having a filing date before that of the application on which priority is claimed.

Prior Foreign Application(s)

Country	Application No.	Date of Filing	Priority Claimed Under 35 USC 119

I hereby claim the benefit under Title 35, United States Code § 119(e) of any United States provisional application(s) listed below:

Application No.	Filing Date




I claim the benefit under Title 35, United States Code, Section 120 of any United States application(s) listed below and, insofar as the subject matter of each of the claims of this application is not disclosed in the prior United States application in the manner provided by the first paragraph of Title 35, United States Code, Section 112, I acknowledge the duty to disclose material information as defined in Title 37, Code of Federal Regulations, Section 1.56 which occurred between the filing date of the prior application and the national or PCT international filing date of this application:

Application No.	Date of Filing	Status

Full Name of Inventor 1:	Last Name: PINTZ	First Name: SANDRO	Middle Name or Initial: H.	
Residence & Citizenship:	City: Menlo Park	State/Foreign Country: California	Country of Citizenship: Chile	
Post Office Address:	Post Office Address: 909 Fremont Street	City: Menlo Park	State/Country: California	Postal Code: 94025
Full Name of Inventor 2:	Last Name: KAMARSHI	First Name: VIJAY	Middle Name or Initial:	
Residence & Citizenship:	City: Santa Clara	State/Foreign Country: California	Country of Citizenship: India	
Post Office Address:	Post Office Address: 2401 Golf Links Circle	City: Santa Clara	State/Country: California	Postal Code: 95050

Full Name of Inventor 3:	Last Name: KHUBCHANDANI	First Name: TEJU	Middle Name or Initial: J.	
Residence & Citizenship:	City: Sunnyvale	State/Foreign Country: California	Country of Citizenship: Great Britain	
Post Office Address:	Post Office Address: 962-3 Belmont Terrace	City: Sunnyvale	State/Country: California	Postal Code: 94086

I further declare that all statements made herein of my own knowledge are true and that all statements made on information and belief are believed to be true; and further that these statements were made with the knowledge that willful false statements and the like so made are punishable by fine or imprisonment, or both, under Section 1001 of Title 18 of the United States Code, and that such willful false statements may jeopardize the validity of the application or any patent issuing thereon.

Signature of Inventor 1  SANDRO H. PINZ	Signature of Inventor 2  VIJAY KAMARSHI	Signature of Inventor 3  TEJU J. KHUBCHANDANI
Date 12/8/99	Date 12/21/99	Date 12/03/99

POWER OF ATTORNEY BY ASSIGNEE

VM Labs, Inc. is the Assignee of the invention entitled: SUBPICTURE DECODING ARCHITECTURE AND METHOD, the specification of which X is attached hereto or _____ was filed on _____ as Application Serial No. _____.

Assignee hereby appoints the following attorney(s) and/or agent(s) to prosecute this application and transact all business in the Patent and Trademark Office connected therewith.

Lesley S. Craig, Reg. No. 26,578
Darin J. Gibby, Reg. No. 38,464
Chad S. Hilyard, Reg. No. 40,647
Roger T. Barrett, Reg. No. 41,599
William F. Vobach, Reg. No. 39,411
Scott L. Ausenhus, Reg. No. 42,271
Thomas D. Franklin, Reg. No. 43,616

Send Correspondence to:

Chad S. Hilyard, Esq.
TOWNSEND and TOWNSEND and CREW
LLP
Two Embarcadero Center, 8th Floor
San Francisco, CA 94111-3834


Direct Telephone Calls to:
(Name, reg. no., tele. no.)

Chad S. Hilyard
Reg. No.: 40,647
303-571-4000

VM LABS, INC.

Date: December 21, 1999

By: _____


(Signature)

Name: **Nick Lefevre**

Title: **Vice President, Business and Legal Affairs**